You are here
ANALYSIS AND COMPARISON OF THE RELEASE WHEN DONE AND RELEASE ON REQUEST BUS ARBITRATION METHODS (MAKOV CHAIN, MULTIPROCESSOR, BUS MASTER)
- Date Issued:
- 1986
- Summary:
- A comparative analysis of two methods of bus arbitration used by a multiprocessing system with a single main bus is performed. The major performance parameters are delay time and the average number of active processors, called processing power. The bus arbitration methods are described using state and timing diagrams. Multiprocessor systems using these methods of arbitration are then modeled using Markov chains to enable the formulation of processing power. From processing power other performance parameters can be derived. A comparison is then made among the two bus arbitration methods based on the analytical results where processors access the bus at an equal rate. Simulations of multiprocessor systems using either of the two arbitration methods were performed to validate the analytical models for equal bus request rates. Simulations are also performed of a system of processors using the main bus at unequal rates.
Title: | ANALYSIS AND COMPARISON OF THE RELEASE WHEN DONE AND RELEASE ON REQUEST BUS ARBITRATION METHODS (MAKOV CHAIN, MULTIPROCESSOR, BUS MASTER). |
98 views
39 downloads |
---|---|---|
Name(s): |
SINIBALDI, JOHN CLAUDE. Florida Atlantic University, Degree grantor Marcovitz, Alan B., Thesis advisor College of Engineering and Computer Science Department of Computer and Electrical Engineering and Computer Science |
|
Type of Resource: | text | |
Genre: | Electronic Thesis Or Dissertation | |
Issuance: | monographic | |
Date Issued: | 1986 | |
Publisher: | Florida Atlantic University | |
Place of Publication: | Boca Raton, Fla. | |
Physical Form: | application/pdf | |
Extent: | 127 p. | |
Language(s): | English | |
Summary: | A comparative analysis of two methods of bus arbitration used by a multiprocessing system with a single main bus is performed. The major performance parameters are delay time and the average number of active processors, called processing power. The bus arbitration methods are described using state and timing diagrams. Multiprocessor systems using these methods of arbitration are then modeled using Markov chains to enable the formulation of processing power. From processing power other performance parameters can be derived. A comparison is then made among the two bus arbitration methods based on the analytical results where processors access the bus at an equal rate. Simulations of multiprocessor systems using either of the two arbitration methods were performed to validate the analytical models for equal bus request rates. Simulations are also performed of a system of processors using the main bus at unequal rates. | |
Identifier: | 14350 (digitool), FADT14350 (IID), fau:12687 (fedora) | |
Collection: | FAU Electronic Theses and Dissertations Collection | |
Note(s): |
College of Engineering and Computer Science Thesis (M.S.E.)--Florida Atlantic University, 1986. |
|
Subject(s): |
Multiprocessors System design |
|
Held by: | Florida Atlantic University Libraries | |
Persistent Link to This Record: | http://purl.flvc.org/fcla/dt/14350 | |
Sublocation: | Digital Library | |
Use and Reproduction: | Copyright © is held by the author, with permission granted to Florida Atlantic University to digitize, archive and distribute this item for non-profit research and educational purposes. Any reuse of this item in excess of fair use or other copyright exemptions requires permission of the copyright holder. | |
Use and Reproduction: | http://rightsstatements.org/vocab/InC/1.0/ | |
Host Institution: | FAU | |
Is Part of Series: | Florida Atlantic University Digital Library Collections. |