You are here
Processor allocation in hypercube computers
| Title: | Processor allocation in hypercube computers. |
 50 views 16 downloads |
|---|---|---|
| Name(s): |
Sua, Jose Reinier. Florida Atlantic University, Degree grantor Mahgoub, Imad, Thesis advisor College of Engineering and Computer Science Department of Computer and Electrical Engineering and Computer Science |
|
| Type of Resource: | text | |
| Genre: | Electronic Thesis Or Dissertation | |
| Issuance: | monographic | |
| Date Issued: | 1993 | |
| Publisher: | Florida Atlantic University | |
| Place of Publication: | Boca Raton, Fla. | |
| Physical Form: | application/pdf | |
| Extent: | 86 p. | |
| Language(s): | English | |
| Summary: | In this thesis, processor allocation in hypercube computers is viewed to consist of the following three components. The ability to have complete subcube recognition, the heuristics and methods to speedup the recognition of free subcubes, and the policy to schedule incoming tasks to reduce the fragmentation of the hypercube. We propose a fast processor allocation strategy for hypercube computers called modified gray code (MGC). The MGC strategy achieves full subcube recognition with much less complexity than the multiple gray code and the tree collapse strategies. It is the first bitmapped strategy to incorporate binary search and heuristics to locate free subcubes, and has a new scheduling policy which significantly reduces the fragmentation of the hypercube. Simulation programs have been developed to compare the performance of the MGC to that of the other strategies so as to demonstrate its effectiveness. Results obtained showed that, in most of the situations, the MGC outperformed the other strategies, especially when the system load is high. We have also investigated processor allocation methods for real-time systems with fault-tolerant considerations. We propose methods that can handle a minimum of two dynamically occurring faults, without slowdown in execution and with a constant slowdown in communication of 3. | |
| Identifier: | 14904 (digitool), FADT14904 (IID), fau:11688 (fedora) | |
| Collection: | FAU Electronic Theses and Dissertations Collection | |
| Note(s): |
College of Engineering and Computer Science Thesis (M.S.)--Florida Atlantic University, 1993. |
|
| Subject(s): |
Hypercube networks (Computer networks) Computer architecture Real-time data processing |
|
| Held by: | Florida Atlantic University Libraries | |
| Persistent Link to This Record: | http://purl.flvc.org/fcla/dt/14904 | |
| Sublocation: | Digital Library | |
| Use and Reproduction: | Copyright © is held by the author, with permission granted to Florida Atlantic University to digitize, archive and distribute this item for non-profit research and educational purposes. Any reuse of this item in excess of fair use or other copyright exemptions requires permission of the copyright holder. | |
| Use and Reproduction: | http://rightsstatements.org/vocab/InC/1.0/ | |
| Host Institution: | FAU | |
| Is Part of Series: | Florida Atlantic University Digital Library Collections. |
