Current Search: Digital multipliers--Design and construction (x)
-
-
Title
-
Highly scalable multiplier.
-
Creator
-
Ajmera, Abhijit M., Florida Atlantic University, Shankar, Ravi
-
Abstract/Description
-
High speed low power scalable multiplier is needed in computation intensive DSP applications such as video and image compression algorithms. We used an algorithm that folds the larger bit-width operands so smaller bit-width multipliers can be used. Successive folding on operands can be done until a desired threshold is reached. This method has inherent advantages of reuse of optimized building blocks, dynamic reconfiguration, and low power. We implemented a hardware multiplier based on this...
Show moreHigh speed low power scalable multiplier is needed in computation intensive DSP applications such as video and image compression algorithms. We used an algorithm that folds the larger bit-width operands so smaller bit-width multipliers can be used. Successive folding on operands can be done until a desired threshold is reached. This method has inherent advantages of reuse of optimized building blocks, dynamic reconfiguration, and low power. We implemented a hardware multiplier based on this algorithm using Verilog hardware description language. Our results show that this multiplier exhibited significant power advantage over Array and Wallace Tree multipliers for comparable speeds, but had higher gate counts.
Show less
-
Date Issued
-
2003
-
PURL
-
http://purl.flvc.org/fcla/dt/13080
-
Subject Headings
-
Digital multipliers--Design and construction, Multipliers (Mathematical analysis), Verilog (Computer hardware description language)
-
Format
-
Document (PDF)