You are here
Performance analysis of a very fast packet switching system for broadband ISDN
| Title: | Performance analysis of a very fast packet switching system for broadband ISDN. |
 129 views 34 downloads |
|---|---|---|
| Name(s): |
Rao, Radha Nallur Seshagiri. Florida Atlantic University, Degree grantor Ilyas, Mohammad, Thesis advisor College of Engineering and Computer Science Department of Computer and Electrical Engineering and Computer Science |
|
| Type of Resource: | text | |
| Genre: | Electronic Thesis Or Dissertation | |
| Issuance: | monographic | |
| Date Issued: | 1990 | |
| Publisher: | Florida Atlantic University | |
| Place of Publication: | Boca Raton, Fla. | |
| Physical Form: | application/pdf | |
| Extent: | 83 p. | |
| Language(s): | English | |
| Summary: | Rapid advances in technology have resulted in the evolution of Integrated Services Digital Networks (ISDNs) to Broadband ISDNs (BISDNs). This thesis discusses and evaluates the performance of a high speed and high capacity packet switching system architecture for BISDNs. This system supports various high speed communication services like data, voice, and video services. The main performance criterion is the mean switching delay, which is defined as the packet transfer delay through the bus and through the loop connecting various switch modules in the system. Other performance criteria are power and system throughput. The performance parameters are evaluated separately for both data and control (signaling) packets. The effects of the number of switch modules in the system, the data packet length, and the ratio of arrival rate of data to control packets are examined. It is observed that the switching delay and throughput increase with an increase in the traffic intensity for any number of switching modules and the ratio of arrival rate of data to control packets. The delay for data packets is found to be higher for lower values of this ratio and vice versa. The power is found to be maximum for about 70% load. The switching delay in this simulation model is found to be less than one millisecond for data packets. | |
| Identifier: | 14603 (digitool), FADT14603 (IID), fau:11399 (fedora) | |
| Collection: | FAU Electronic Theses and Dissertations Collection | |
| Note(s): |
College of Engineering and Computer Science Thesis (M.S.C.E.)--Florida Atlantic University, 1990. |
|
| Subject(s): |
Packet switching (Data transmission) Integrated services digital networks Broadband communication systems |
|
| Held by: | Florida Atlantic University Libraries | |
| Persistent Link to This Record: | http://purl.flvc.org/fcla/dt/14603 | |
| Sublocation: | Digital Library | |
| Use and Reproduction: | Copyright © is held by the author, with permission granted to Florida Atlantic University to digitize, archive and distribute this item for non-profit research and educational purposes. Any reuse of this item in excess of fair use or other copyright exemptions requires permission of the copyright holder. | |
| Use and Reproduction: | http://rightsstatements.org/vocab/InC/1.0/ | |
| Host Institution: | FAU | |
| Is Part of Series: | Florida Atlantic University Digital Library Collections. |
